Evaluation and Comparison of CMOS logic circuits with CNTFET
DOI:
https://doi.org/10.24200/jrset.vol3iss04pp1-9Abstract
In this paper, a comparison between CMOS and MOSFET base circuits HSPICE is done with software. 0.13 CMOS transistor model for simulation and CNTFET Model of Stanford University used. In simulations amounts of power, circuit delay and PDP is calculated and these values were compared at the end. And tried to CNTFET applications of transistors in circuit design, including memory and logic circuits Ternary be expressed.References
Hodges, David A, ”Analysis and Design of Digital Integrated Circuits”, In Deep Submicron Technology.3rd ed.c 2003.
M.Haykel Ben Jamaa, “Novel library of logic gates with ambipolar CNTFETs”, Opportunities for multi-level logic synthesis. 2009: 622-627
M.Haykel Ben Jamaa, David Atienza, Yusuf Leblebici, Giovanni De Micheli:”Programmable logic circuits based on ambipolar CNFET”, DAC 2008: 339-340.
Lin,S;Kim,Y; Lombardi,” CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits”, Nanotechnology, IEEE Transactions on,Volume PP, Issue 99, 0 Page(s):Digital Object Identifier10.1109/TNANO.2009.2036845.
J.Deng, H.-S.P.Wong 200. "A compact SPICE model for carbonnanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking", IEEE Trans. Electron Device, , Dec. 2007, vol. 54, no. 12, pp. 3195–3205.
Murotiya,S.L., A.Matta, A.Gupta, "Performance evalution of CNTFET-based SRAM cell design", Int. J. Electr. Electr. Eng., 2012, 2: 78-83.
Rajendra, P.S., B.K. Madhavi and K.L. Kishore, "Design of low write-power consumption SRAM cell based on CNTFET at 32nm Technology". Int. J. VLSI Design Commun. Syst., 2012, 2: 167-177.
Rasmita Sahoo and R. R. Mishra, "Simulations of Carbon Nanotube Field Effect Transistors ", International Journal of Electronic Engineering Research, ISSN 0975- 6450, 2009, Volume 1 Number 2 , pp.117–125.
Avichal Sahai, Vikas Sharma, "Design of Low Power CNTFET Based D Flip Flop using Sleep Transistor Technique", International Journal of Engineering Research & Technology (IJERT), ISSN: 2278-0181, April-2015, Vol. 4 Issue 04.
S.Iijima 1991. "Helical microtubules of graphitic carbon ", Nature, 2002, vol.354, no.6348, Nov. 1991, pp.56-8.
Jorge Pedraza Arpasi:”A Brief Introduction to Ternary Logic”, November 2003.
Stanford University CNFET Model website[Online2008].Available: http://nano.stanford.edu/model.php id=23.
Ao Teng, "Physical Properties of Carbon Nanotubes", Dept of Physics, Uni. of Tennessee, 2010.
